INTRODUCTION
Cascaded H-bridge rectifier is gaining popularity in AC-DC voltage conversion due to its inherent modularity and scalability, high power quality waveforms (fewer H-bridge cells can be cascaded depending on the desired power quality), low electromagnetic compatibility (EMC) concerns, highvoltage capability, simplicity (fewer or more H-bridge cells can be cascaded in order to decrease or increase the voltage and power level respectively), minimum number of power semiconductors, lower switching losses and higher power quality, simplicity of the structure and control, lower device switching frequency and bidirectional power flow [1] [2] [3] [4] .
However, despite all the aforementioned advantages, cascaded H-bridge rectifier needs a dedicated controller in regulating the DC link capacitor voltage to the desired level [5, 6] . The possible causes of the DC link voltage imbalance include but not limited to variation in switching pattern, unbalanced load, mismatch of active and reactive components and limited control resolution [7, 8] . If not properly addressed, the DC link voltage imbalance can results in overvoltage or overcurrent; -either of which can lead to total collapse of the entire system [9] . Several approaches have been proposed to address this issue [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] . In this work, a DQ frame synchronous controller is employed in regulating the DC link capacitor voltage to the desired level. However, DQ transformation is originally designed for three phase system [21, 22] . In order to apply this method to a single phase system, a minimum of two independent phases is required. Different methods were proposed in generating the second phase in a single phase system. Some of the methods include the use of notch filters at twice the line frequency [23, 24] , capacitor current feedback [25] , or by delaying the original phase by a quarter of a cycle [26] . In this work, a second phase (imaginary phase) that is in quadrature with the original phase is generated by delaying the original phase by a quarter of a cycle.
The remaining part of this article is organized as follows: section II presents mathematical model of the rectifier, section III entails the design details, section IV contains the control strategy while section V presents simulation results and discussion, and lastly section VI concluded the article.
II. MATHEMATICAL MODEL OF THE RECTIFIER
A cascaded three module single phase H-bridge rectifier is shown in figure 1 in which is the input AC source voltage also referred to as voltage at the point of interconnection (POI) of the rectifier, is the input filter inductor, is the equivalent resistor of the inductor, wire, and switching losses, , ,and are the respective DC link capacitors in module 1, 2 and 3.
, , and are the respective loads in the DC output of the module 1, 2 and 3 of the rectifier, and (i = 1….N) are the switches in each module of the rectifier. Figure 1 represents a single phase 3 module cascaded Hbridge rectifier. Let be the POI voltage of the rectifier to the AC source grid, be the inductor current, and be the switching function of the rectifier in the original phase. Application of Kirchhoff's voltage and current laws (KVL and KCL) to the figure gives:
Let's for the purpose of D-Q transformation assume an imaginary phase lagging the real/original phase by quarter of a cycle. Let also be the POI voltage of the imaginary phase, be its inductor current, and be the switching function of the rectifier in the imaginary phase. Application of KVL and KCL to the imaginary phase gives:
Putting equations (1) and (3) in matrix form gives:
Similarly, putting equations (2) and (4) in matrix form gives:
B. Average Model of the Rectifier
The switching model usually contains large amount of ripple. In order to remove the switching ripple, an average model of the rectifier is required. This can be obtained by integrating the waveform over one switching period and dividing by the period. It is based on the assumptions that the circuit is in steady state and the waveform are periodic. If we define the average duty cycle in one switching period for the real and imaginary phase as:
Then, the averaged state-space equations of the system are:
Equation (11) describes the transformation matrix from stationary frame to rotating frame and equation (12) from rotating frame to stationary frame [27, 28] .
The state space equations in (9) and (10) can now be transformed using equations (11) and (12) as:
Upon simplification, equations (13) and (14) reduces to (15) and (16) respectively.
Equations (15) and (16) represent the average model of the rectifier in D-Q coordinate. The averaging removes the waveform components at the switching frequency and its harmonics, while preserving the phase of the waveform low frequency component. In other words, the averaging can be viewed as a form of low frequency filtering.
C. Small Signal Model of the Rectifier
The average model of the rectifier is a non-linear function of the rectifier duty cycle, voltage and current. In other words, equations (15) and (16) (19) consists of three terms; DC terms, first order AC terms (linear) and second order AC terms (non-linear). The DC terms add to zero, and hence can be removed. The second order non-linear term can also be discarded based on the assumption that the small AC terms are much smaller than the quiescent DC terms. Hence, equation (19) reduces to (20) :
For the imaginary phase:
+ ̂ = + ̂ − ( + ̂ ) Similarly, if we perturb equation (16) by applying small AC variation, we get: 
B. Design of DC Link Capacitor
The DC capacitor is based on charge and discharge balance given by [30] : 
IV. CONTROL STRATEGY
The DQ synchronous frame controller for regulating the DC link voltages of the cascaded H-bridge rectifier is shown in figure 2 . The controller consists of an outer voltage regulator, two inner current regulators -one for Q-axis and the other for D-axis, a PLL block, a DQ transform block and its inverse as well as three sinusoidal pulse width modulator (SPWM) blocks for generating appropriate switching signals to the rectifierone for each of the three H-bridges. The controller is also responsible for control of reactive power (or power factor) of the rectifier. During steady state, the PLL extracts the phase information of the source voltage and aligns the voltage vector with the direction of D-axis. The D-component of the source voltage -which also represent the active component is equal to its peak value while the Q-component (reactive component) is equal to zero.
The outer voltage loop of the control system regulates the output DC link voltages of the rectifier and also determines the rectifier SPWM. On the other hand, the inner current loop regulates the input current of the rectifier. In order for the rectifier to have a seven-level (staircase) voltage waveform with minimized harmonics and reduced voltage stress, the second and third SPWM carrier signals are respectively phase shifted by 120 o and 240 o with respect to the first SPWM signal. The PI regulators were designed using particle swarm optimization (PSO) algorithm.
V. SIMULATION RESULTS AND DISCUSSION
The cascaded H-bridge rectifier of figure 1 Figure 3 shows the AC source voltage to the rectifier while figure 4 depicts the converter terminal voltage which is a seven level voltage waveform as expected. The system was first simulated at a balanced load condition (R1 = R2 = R3 = 700Ω) in order to verify the controller's capability in regulating the total DC voltage to the desired level. The results obtained is shown in figure 5 . It is clear from figure 5 that the controller was able to regulate all the three DC link capacitor voltages to their reference value with a rise time of about 0.01s, peak time of about 0.02s and a settling time of about 0.06s. The system is then simulated at three different unbalanced load conditions by applying a load change at 0.25s of the simulation time. The results are presented in figure 6 through 8. Figure 6 is a case where R1 = 700Ω, R2 = 650Ω and R3 = 750Ω; while figure 7 is the case where R1 = 750Ω, R2 = 700Ω and R3 = 650Ω; and lastly figure 8 presents a case where R1 = 650Ω, R2 = 750Ω and R3 = 700Ω. As can be seen, in all the three different unbalanced load cases, the controller action was able to re-converge all the three DC link voltages to their reference value within less than 0.1s. VI. CONCLUSION This paper presented a mathematical model and design details of a cascaded H-bridge rectifier. The paper also presented a DQ synchronous frame controller for balancing the DC link capacitor voltages of the rectifier using an imaginary phase created by time delaying the original phase by a quarter of a cycle. The entire system including the controller was simulated in MATLAB/Simulink. The results show that the controller is capable of regulating the DC link voltages to the desired value even during unbalanced load situation. An example of modern application of this rectifier is in solid state transformer where it can be used as the input AC-DC converter of the system.
